



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.] 1	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/644,695	08/20/2003		Atousa Soroushi	VP075	6704
20178	7590	12/29/2005		EXAMINER	
		H AND DEVELO	ELMORE, REBA I		
		ROPERTY DEPT ARKWAY, SUITE 2	ART UNIT	PAPER NUMBER	
SAN JOSE,		,	2189		

DATE MAILED: 12/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Ар	plication No.	Applicant(s)					
Office Action Summary			/644,695	SOROUSHI, ATO	SOROUSHI, ATOUSA				
			aminer	Art Unit					
		Rei	oa I. Elmore	2189					
Period fo	The MAILING DATE of this commun	nication appears	on the cover sheet	with the correspondence a	ddress				
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE Masions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this come period for reply is specified above, the maximum sere to reply within the set or extended period for reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	MAILING DATE s of 37 CFR 1.136(a). munication. tatutory period will app y will, by statute, cause	OF THIS COMMUN In no event, however, may ly and will expire SIX (6) Me the application to become	NICATION. a reply be timely filed ONTHS from the mailing date of this ABANDONED (35 U.S.C. § 133).	•				
Status									
1) 🏻	Responsive to communication(s) fil	ed on 20 Augus	t 2003						
2a)□	(-)								
3)		•		atters, prosecution as to th	ne merits is				
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims		·						
4)⊠	Claim(s) <u>1-42</u> is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.								
	Claim(s) is/are allowed.								
· —	Claim(s) <u>1-42</u> is/are rejected.								
7)	Claim(s) is/are objected to.								
8)□	Claim(s) are subject to restri	ction and/or ele	ction requirement.						
Applicati	on Papers								
9)[The specification is objected to by the	ne Examiner.							
· · ·	The drawing(s) filed on is/are		d or b) objected t	o by the Examiner.					
	Applicant may not request that any obje	ection to the drawi	ng(s) be held in abey	ance. See 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including	g the correction is	required if the drawir	ng(s) is objected to. See 37 (OFR 1.121(d).				
11)	The oath or declaration is objected t	o by the Examir	ner. Note the attach	ed Office Action or form P	PTO-152.				
Priority ι	ınder 35 U.S.C. § 119								
	Acknowledgment is made of a claim ☐ All b)☐ Some * c)☐ None of:	for foreign prior	rity under 35 U.S.C	. § 119(a)-(d) or (f).					
	1. Certified copies of the priority	documents have	e been received.						
	2. Certified copies of the priority	documents hav	e been received in	Application No	•				
	3. Copies of the certified copies	•		en received in this Nationa	ıl Stage				
	application from the Internation	•	, ,,						
* 8	see the attached detailed Office action	on for a list of the	e certified copies no	ot received.					
Attachmen	• •		_						
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (F	OTO-046)		v Summary (PTO-413) o(s)/Mail Date					
3) 🔯 Inforr	e of Dransperson's Patent Drawing Review (F nation Disclosure Statement(s) (PTO-1449 or · No(s)/Mail Date <u>8/20/03</u> .			f Informal Patent Application (PT	⁻ O-152)				
-1			-,	 -					

Application/Control Number: 10/644,695 Page 2

Art Unit: 2189

DETAILED ACTION

1. Claims 1-42 are presented for examination.

SPECIFICATION

2. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1- 42 are rejected under 35 U.S.C. 102(b) as being anticipated by Wollan et al.
- 5. Wollan teaches the invention (claim 1) as claimed including a method for high speed addressing of a memory space having 2^M addresses using an N-bit bus, where M is greater than N, the method comprising:
- (a) providing at least two registers as using two of the 8-bit registers to form a logical 16-bit register (e.g., see col. 2, lines 16-28);
- (b) receiving one byte of a plurality of N-bit bytes that together define an address in the memory space (e.g., see col. 3, line 59 to col. 4, line 61);
- (c) incrementing a count as a result of completing step (b) (e.g., see col. 4, line 62 to col. 5, line 19);
- (d) addressing one of the two registers according to the incremented count in step (c) (e.g., see col. 5, lines 11-39); and,

(e) storing the byte in the register addressed in step (d) as there being an input to the register file (e.g., see col. 5, lines 11-39).

As to claim 2, Wollan teaches receiving another byte of the plurality of bytes, resetting the count from step (c), addressing the other of the two registers as a result of the reset count and storing the other byte in the other register as the registers being used as logical registers performing incrementing, decrementing as well as being able to clear (reset) or perform logical operations (e.g., see Table III, col. 13, lines 1-40).

As to claim 3, Wollan teaches (a) receiving a memory access command and (b) accessing the memory space at the address based on the memory access command (e.g., see col. 14, lines 46-65).

As to claim 4, Wollan teaches the memory access command is a write data command (e.g., see col. 14, lines 46-65).

As to claim 5, Wollan teaches the memory access command is a read data command (e.g., see col. 14, lines 46-65).

As to claim 6, Wollan teaches receiving another byte of the plurality of bytes, incrementing the count from step (c) to obtain a next incremented count, addressing the other of the two registers as a result of the next incremented count and storing the other byte in the other register inputting data into an A register and then into a B register of the register pair (e.g., see col. 14, lines 46-65).

As to claim 7, Wollan teaches (a) receiving a memory access command and (b) accessing the memory space at the address based on the memory access command (e.g., see col. 14, lines 46-65).

As to claim 8, Wollan teaches the memory access command is a write data command

(e.g., see col. 14, lines 46-65).

As to claim 9, Wollan teaches the memory access command is a read data command (e.g., see col. 14, lines 46-65).

As to claim 10, Wollan teaches the 2^M address memory space comprises the address space of a memory device as RAM (e.g., see col. 2, lines 8-16).

As to claim 11, Wollan teaches the 2^M address memory space comprises the address space of a plurality of memory devices as RAM or program memory (e.g., see col. 2, lines 8-46).

- 6. Wollan teaches the invention (claim 12) as claimed including an apparatus for high speed addressing of a memory space having 2^M addresses using an N-bit bus, where M is greater than N, the apparatus comprising:
 - (a) at least two registers used as logical registers (e.g., see col. 2, lines 16-28);
 - (b) a counter as a program counter (e.g., see Figure 9);
 - (c) a logic circuit adapted for:
- (i) receiving one byte of a plurality of N-bit bytes that together define an address in the memory space (e.g., see col. 3, line 59 to col. 4, line 61);
- (ii) incrementing a count of the counter as a result of completing step (i) (e.g., see col. 4, line 62 to col. 5, line 19);
- (iii) addressing one of the two registers according to the incremented count in step (ii) (e.g., see col. 5, lines 11-39); and,
- (iv) storing the byte in the register addressed in step (iii) as there being an input to the register file (e.g., see col. 5, lines 11-39).

As to claim 13, Wollan teaches the logic circuit is further adapted for receiving another byte of the plurality of bytes, resetting the count of the counter, addressing the other of the two

registers as a result of the reset count and storing the other byte in the other register as the registers being used as logical registers performing incrementing, decrementing as well as being able to clear (reset) or perform logical operations (e.g., see Table III, col. 13, lines 1-40).

As to claim 14, Wollan teaches the logic circuit is further adapted for (a) receiving a memory access command and (b) accessing the memory space at the address based on the memory access command (e.g., see col. 14, lines 46-65).

As to claim 15, Wollan teaches the memory access command is a write data command (e.g., see col. 14, lines 46-65).

As to claim 16, Wollan teaches the memory access command is a read data command (e.g., see col. 14, lines 46-65).

As to claim 17, Wollan teaches the logic circuit is further adapted for receiving another byte of the plurality of bytes, incrementing the count of the counter to obtain a next incremented count, addressing the other of the two registers as a result of the next incremented count and storing the other byte in the other register inputting data into an A register and then into a B register of the register pair (e.g., see col. 14, lines 46-65).

As to claim 18, Wollan teaches the logic circuit is further adapted for (a) receiving a memory access command and (b) accessing the memory space at the address based on the memory access command (e.g., see col. 14, lines 46-65).

As to claim 19, Wollan teaches the memory access command is a write data command (e.g., see col. 14, lines 46-65).

As to claim 20, Wollan teaches the memory access command is a read data command (e.g., see col. 14, lines 46-65).

As to claim 21, Wollan teaches the 2^M address memory space comprises the address

space of a memory device as RAM (e.g., see col. 2, lines 8-16).

As to claim 22, Wollan teaches the 2^M address memory space comprises the address space of a plurality of memory devices as RAM or program memory (e.g., see col. 2, lines 8-16).

- 7. Wollan teaches the invention (claim 23) as claimed including a machine readable medium embodying a program of instructions for execution by a machine to perform a method for high speed addressing of a memory space having 2^M addresses using an N-bit bus, the machine having at least two registers where M is greater than N, the method comprising the steps of:
- (a) receiving one byte of a plurality of N-bit bytes that together define an address in the memory space (e.g., see col. 3, line 59 to col. 4, line 61);
- (b) incrementing a count as a result of completing step (a) (e.g., see col. 4, line 62 to col. 5, line 19);
- (c) addressing one of the two registers according to the incremented count in step (b) (e.g., see col. 5, lines 11-39); and,
- (d) storing the byte in the register addressed in step (c) as there being an input to the register file (e.g., see col. 5, lines 11-39).

As to claim 24, Wollan teaches the machine readable medium is adapted for receiving another byte of the plurality of bytes, resetting the count in step (c), addressing the other of the two registers as a result of the reset count and storing the other byte in the other register as the registers being used as logical registers performing incrementing, decrementing as well as being able to clear (reset) or perform logical operations (e.g., see Table III and col. 13, lines 1-40).

As to claim 25, Wollan teaches the machine readable medium is adapted for (a) receiving

a memory access command and (b) accessing the memory space at the address based on the memory access command (e.g., see col. 14, lines 46-65).

As to claim 26, Wollan teaches the memory access command is a write data command (e.g., see col. 14, lines 46-65).

As to claim 27, Wollan teaches the memory access command is a read data command (e.g., see col. 14, lines 46-65).

As to claim 28, Wollan teaches the machine readable medium is further adapted for receiving another byte of the plurality of bytes, incrementing the count of the counter to obtain a next incremented count, addressing the other of the two registers as a result of the next incremented count and storing the other byte in the other register inputting into an A register and then into a B register of the register pair (e.g., see col. 14, lines 46-65).

As to claim 29, Wollan teaches the method further comprises the steps of (a) receiving a memory access command and (b) accessing the memory space at the address based on the memory access command (e.g., see col. 14, lines 46-65).

As to claim 30, Wollan teaches the memory access command is a write data command (e.g., see col. 14, lines 46-65).

As to claim 31, Wollan teaches the memory access command is a read data command (e.g., see col. 14, lines 46-65).

As to claim 32 Wollan teaches the 2^M address memory space comprises the address space of a memory device as RAM (e.g., see col. 2, lines 8-16).

As to claim 33, Wollan teaches the 2^M address memory space comprises the address space of a plurality of memory devices as RAM or program memory (e.g., see col. 2, lines 8-16).

8. Wollan teaches the invention (claim 34) as claimed including a method for high speed

access of a memory space having 2^M addresses using an N-bit bus, where M is greater than N, comprising the steps of:

- (a) providing at least two registers, wherein each of the registers contains one of a plurality of N-bit bytes that together define an address in the memory space as using two of the 8-bit registers to form a logical 16-bit register (e.g., see col. 2, lines 16-28);
 - (b) receiving a memory access command (e.g., see col. 14, lines 46-65); and,
- (c) accessing the memory space at the address as a result of the memory access command (e.g., see col. 14, lines 46-65).

As to claim 35, Wollan teaches the memory access command is a write data command (e.g., see col. 14, lines 46-65).

As to claim 36, Wollan teaches the memory access command is a read data command (e.g., see col. 14, lines 46-65).

- 9. Wollan teaches the invention (claim 37) as claimed including an apparatus for high speed access of a memory space having 2^M addresses using an N-bit bus, where M is greater than N, the apparatus comprising:
- (a) at least two registers, wherein each of the registers contains one of a plurality of N-bit bytes that together define an address in the memory space as using two of the 8-bit registers to form a logical 16-bit register (e.g., see col. 2, lines 16-28); and,
- (b) a logic circuit adapted to receiving a memory access command and accessing the memory space at the address as a result of the memory access command (e.g., see col. 14, lines 46-65).

As to claim 38, Wollan teaches the logic circuit is further adapted so that the memory access is a write data access (e.g., see col. 14, lines 46-65).

As to claim 39, Wollan teaches the logic circuit is further adapted so that the memory access is a read data access (e.g., see col. 14, lines 46-65).

- 10. Wollan teaches the invention (claim 40) as claimed including a machine readable medium embodying a program of instructions for execution by a machine to perform a method for high speed access of a memory space having 2^M addresses using an N-bit bus, where M is greater than N, comprising the steps of:
- (a) providing at least two registers, wherein each of the registers contains one of a plurality of N-bit bytes that together define an address in the memory space as using two of the 8-bit registers to form a logical 16-bit register (e.g., see col. 2, lines 16-28);
 - (b) receiving a memory access command (e.g., see col. 14, lines 46-65); and,
- (c) accessing the memory space at the address as a result of the memory access command (e.g., see col. 14, lines 46-65).

As to claim 41, Wollan teaches the method is adapted so that the memory access command is a write data command (e.g., see col. 14, lines 46-65).

As to claim 42, Wollan teaches the method is adapted so that the memory access command is a read data command (e.g., see col. 14, lines 46-65).

CONCLUSION

- 11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Okamoto et al. also teaches indirect addressing of a virtual memory.
- 12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Reba I. Elmore, whose telephone number is (571) 272-4192. The examiner can normally be reached on M-TH from 7:30am to 6:00pm, EST.

Application/Control Number: 10/644,695 Page 10

Art Unit: 2189

If attempts to reach the examiner by telephone are unsuccessful, the art unit supervisor for AU 2187, Donald Sparks, can be reached for general questions concerning this application at (571) 272-4201. Additionally, the official fax phone number for the art unit is (703) 746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Tech Center central telephone number is (571) 272-2100.

Reba I. Elmore

Primary Patent Examiner

Art Unit 2187

December 22, 2005